



Examiner -- Joseph Nguyen  
Applicant -- Edlin Solomon  
Date mailed 01.23.2003.  
Application 09/871383(200200890005A1)  
Art unit 2815. Mailing date 9.27.2002.

# 12/C  
9/16/03  
RECEIVED  
TECHNOLOGY CENTER 2800  
JAN 28 2003

Reply №3 to Notice on 9.27.2002.

I ask to change title  
**BIPOLAR STATIC INDUCTION DEVICE**

I forgot to write on fig.5 and fig.6 symbols n, n+, p+.  
n -- substrate, n+ -- sources, p+ -- gates.

I ask to cancell examination of devices without thick channels, because it is difficult to control them.

**C1**  
"paragraph 0001". The invention relates to a microelectronics and more particularly to a bipolar static induction devices -- transistor and transistor-thyristor (transistor, which can be latch).

**C2**  
"between paragraph 0001 and 0002" There exists a static induction type semiconductor device which use as a power transistor. It is of the surface gate type and is used for providing a high current density. The static induction type semiconductor device provides a plurality of a small source regions surrounded by a gate region. According to this structure the channel region beneath the source region becomes small, thereby increasing the stored carrier density and enabling a large main current to flow when using a small gate current, thereby achieving a high current amplification ratio. A thin insulating film provided on the surface of the n+-source region operates as a tunnel-oxidized film, thereby enabling electrons to be injected into the source region but preventing the positive holes from being drawn out. Therefore, as the consumption of positive holes store in the channel region decreases, a sufficiently large source current is allowed to flow even if a further smaller gate current is injected, thereby further increasing the current amplification factor[1]. The drawbacks of the transistor are that it cannot operates on circuits of alternating voltage and current density is insufficient.

There exists vertical JFET, in which gate and channel are formed with implantation of impurity in doped epitaxial layer through mask - doped polysilicon drain electrode[2]. Method provides forming of the transistor with channel thickness equals about 10.<sup>sup.-7</sup> m. The drawback of the transistor is that it cannot operates on alternating voltage circuits.

**C3**  
"paragraph 0005". This result is achieved by disposing elements of the bipolar static induction transistor: a gate, a source, (and) a channel (as well as) and electrodes (and isolation) on each of sides of a substrate, and besides one of channels of the multielemental structure on each of sides of the substrate is thicker than other channels and it is connected to a separate electrode.

**C4**  
"paragraph 0010". Though the structure of the transistor is symmetric the operating duty of the channel that is near the drain of the transistor essentially differs from the operating duty of the channel that is near its source. The electrical field reduces the concentration of holes in the



01-27-03

2815

Please type a plus sign (+) inside this box → **+**

PTO/SB/21 (08-00)

Approved for use through 10/31/2002. OMB 0651-0031  
U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## TRANSMITTAL FORM

(to be used for all correspondence after initial filing)

Total Number of Pages in This Submission

23

Application Number

09/871383

Filing Date

05.31.2001

First Named Inventor

Edlin Solomon

Group Art Unit

2815

Examiner Name

Joseph Nguyen

Attorney Docket Number

—

### ENCLOSURES (check all that apply)

Fee Transmittal Form

Fee Attached

**+**  Amendment / Reply

After Final

Affidavits/declaration(s)

Extension of Time Request

Express Abandonment Request

Information Disclosure Statement

Certified Copy of Priority Document(s)

Response to Missing Parts/ Incomplete Application

Response to Missing Parts under 37 CFR 1.52 or 1.53

Assignment Papers (for an Application)

Drawing(s)

Licensing-related Papers

Petition

Petition to Convert to a Provisional Application

Power of Attorney, Revocation Change of Correspondence Address

Terminal Disclaimer

Request for Refund

CD, Number of CD(s) \_\_\_\_\_

After Allowance Communication to Group

Appeal Communication to Board of Appeals and Interferences

Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)

Proprietary Information

Status Letter

Other Enclosure(s) (please identify below):

Remarks

TECHNOLOGY CENTER 2800

JAN 28 2003

RECEIVED

### SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT

Firm  
or  
Individual name

Edlin Solomon

Signature

*Nguyen*

Date

01.23.2003

### CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, Washington, DC 20231 on this date: **01.23.2003**

Typed or printed name

Edlin Solomon

Signature

*Nguyen*

Date

01.23.2003

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.